

## Subject Description Form

<b>Subject Code</b>	EIE511
<b>Subject Title</b>	VLSI System Design
<b>Credit Value</b>	3
<b>Level</b>	5
<b>Pre-requisite/ Co-requisite/ Exclusion</b>	Logic Design
<b>Objectives</b>	To provide an understanding of various aspects of VLSI system design. In particular, to look at how different design methodologies and styles are utilized to achieve high-performance, cost-effective integrated circuits.
<b>Intended Learning Outcomes</b>	<p>Upon completion of the subject, students will be able to:</p> <ol style="list-style-type: none"> <li>a. master the fundamental principles behind the design methodologies of digital systems in VLSI;</li> <li>b. know what the current state-of-the-art digital design technologies can offer;</li> <li>c. apply top-down, systematic design approach for high performance digital CMOS VLSI integrated circuit with HDL and electronic design automation software;</li> <li>d. design the digital VLSI systems to meet performance and time-to-market goals;</li> <li>e. derive feasible and efficient testing and design-for-testability structures to achieve high quality and short design turnaround.</li> <li>f. adopt GenAI tools in digital design to improve design quality and speed up design cycle.</li> </ol>
<b>Subject Synopsis/ Indicative Syllabus</b>	<p><b>Part I: Fundamental Concepts</b></p> <ol style="list-style-type: none"> <li>1. <u>Overview</u> <ol style="list-style-type: none"> <li>1.1 Overview of different design methodologies.</li> <li>1.2 Design styles (Gate Arrays, Standard Cells, Custom); future technology trends.</li> </ol> </li> <li>2. <u>Semiconductor Technologies</u> <ol style="list-style-type: none"> <li>2.1 Technology comparison - CMOS, BIPOLAR, NMOS, and Bipolar-CMOS.</li> <li>2.2 Static and dynamic CMOS circuit design.</li> <li>2.3 Basic elements of logic design.</li> </ol> </li> </ol> <p><b>Part 2: Design Methodology, Performance Evaluation and Testing</b></p> <ol style="list-style-type: none"> <li>3. <u>Digital System Design</u> <ol style="list-style-type: none"> <li>3.1 HDL design for arithmetic components: adders and related functions, binary counters, and multipliers.</li> <li>3.2 HDL design for simple systems of computer arithmetic.</li> <li>3.3 HDL design for real digital systems.</li> </ol> </li> <li>4. <u>Major Design Issues</u> <ol style="list-style-type: none"> <li>4.1 Logic levels, delay calculations, layout and parasitics.</li> <li>4.2 Clocking methodologies, clock distribution and driving large load.</li> <li>4.3 Layout consideration - importance of good floor-planning and its effect on overall chip performance.</li> <li>4.4 Wiring strategies, device scaling, and power estimates; and low power design techniques.</li> <li>4.5 Testability: Fault models and fault simulation.</li> </ol> </li> <li>5. <u>Electronic Design Automation</u> <ol style="list-style-type: none"> <li>5.1 Logic Synthesis and floor-planning.</li> </ol> </li> </ol>

	5.2 Placement and routing.							
<b>Teaching/Learning Methodology</b>	The theories and applications of various digital system design techniques will be discussed and explain in lectures. Laboratory sessions will be provided to strengthen students' understanding on the theories and hands-on design experiences on the applications. Students will also be requested to practise the implementation of a digital system in the project. Class discussion can help the students to have better understand of VLSI application among the discussions. Project can allow the students to design, implement and test a VLSI system.							
	Teaching/Learning Methodology	Intended Subject Learning Outcomes						
		a	b	c	d	e	f	
	Lectures	✓	✓	✓	✓			
	Project			✓	✓	✓	✓	
Class discussion		✓	✓	✓				
Laboratory sessions			✓	✓	✓	✓		
<b>Assessment Methods in Alignment with Intended Learning Outcomes</b>	Specific assessment methods/tasks	% weighting	Intended subject learning outcomes to be assessed (Please tick as appropriate)					
			a	b	c	d	e	f
	1. Laboratory exercises	10%	✓		✓	✓		✓
	2. Assignments	20%	✓	✓				
	3. Project	30%	✓		✓	✓		✓
	4. Tests	40%	✓	✓		✓	✓	
Total	100%							
Explanation of the appropriateness of the assessment methods in assessing the intended learning outcomes:								
<ol style="list-style-type: none"> <li><b>Laboratory Exercises:</b> For each lab session, students will need to understand the fundamental concepts [Outcome (a)] before they can complete the lab exercises. Because the lab sessions involve the digital design technologies [Outcome (c)] and the use of GenAI tools [Outcome (f)], students' ability to apply these technologies should be reflected based on the performance [Outcome (d)] of their design.</li> <li><b>Assignments:</b> Students will need to do the assignments in order to understand the fundamental concepts [Outcome (a)] and the current design methodologies [Outcome (b)] of digital VLSI system.</li> <li><b>Projects:</b> In the project, students will need to understand the fundamental concepts [Outcome (a)] before they can complete the project. Because the project involves the digital design technologies [Outcome (c)] and the use of GenAI tools [Outcome (f)], students' ability to apply these technologies should be reflected based on the performance [Outcome (d)] of their design.</li> <li><b>Tests:</b> Students will need to answer questions about the fundamental concepts [Outcome (a)] of various design technologies and their applications [Outcome (b)]. Limitations, performance [Outcome (d)] and testing procedure [Outcome (e)] of current digital system design technologies will also be asked in the test.</li> </ol>								
<b>Student Study Effort Expected</b>	Class contact:							
	▪ Lectures	26 Hrs.						
	▪ Laboratory exercises	13 Hrs.						
	Other student study effort:							
	▪ Project	44 Hrs.						
▪ Revision and completion of assignments	30 Hrs.							

	Total student study effort	113 Hrs.
<b>Reading List and References</b>	<ol style="list-style-type: none"> <li>1. W. Wolf, <i>Modern VLSI Design – System-on-Chip Design</i>, Prentice Hall International, 2002.</li> <li>2. Taraate Vaibbhav, <i>Digital Logic Design Using Verilog : Coding and RTL Synthesis</i>, 2nd edition, Springer, 2022.</li> <li>3. Lata Tripathi, Suman, et al., <i>Digital VLSI Design and Simulation with Verilog</i>, Wiley, 2022.</li> <li>4. N. Weste, K. Eshraghian, <i>Principles of CMOS VLSI Design - A Systems Perspective</i>, 2<sup>nd</sup> edition, Addison-Wesley, 1993.</li> </ol>	

July 2023