## **Subject Description Form**

| Subject Code                                 | EIE511  |  |  |  |  |
|--|---|--|--|--|--|
| Subject Title                                | VLSI System Design  |  |  |  |  |
| Credit Value                                 | 3   |  |  |  |  |
| Level  | 5   |  |  |  |  |
| Pre-requisite/<br>Co-requisite/<br>Exclusion | Logic Design  |  |  |  |  |
| Objectives                                   | To provide an understanding of various aspects of VLSI system design. In particular, to look at how different design methodologies and styles are utilized to achieve high-performance, cost-effective integrated circuits.   |  |  |  |  |
| Intended Learning<br>Outcomes                | <ul> <li>Upon completion of the subject, students will be able to:</li> <li>a. master the fundamental principles behind the design methodologies of digital systems in VLSI;</li> <li>b. know what the current state-of-the-art digital design technologies can offer;</li> <li>c. apply top-down, systematic design approach for high performance digital CMOS VLSI integrated circuit with HDL and electronic design automation software;</li> <li>d. design the digital VLSI systems to meet performance and time-to-market goals;</li> <li>e. derive feasible and efficient testing and design-for-testability structures to achieve high quality and short design turnaround.</li> <li>f. adopt GenAI tools in digital design to improve design quality and speed up design cycle.</li> </ul>  |  |  |  |  |
| Subject Synopsis/<br>Indicative Syllabus     | Part I: Fundamental Concepts         1.       Overview         1.1       Overview of different design methodologies.         1.2       Design styles (Gate Arrays, Standard Cells, Custom); future technology trends.         2.       Semiconductor Technologies         2.1       Technology comparison - CMOS, BIPOLAR, NMOS, and Bipolar-CMOS.         2.2       Static and dynamic CMOS circuit design.         2.3       Basic elements of logic design.         Part 2: Design Methodology, Performance Evaluation and Testing         3.1       HDL design for arithmetic components: adders and related functions, binary counters, and multipliers.         3.2       HDL design for simple systems of computer arithmetic.         3.3       HDL design for real digital systems.         4.       Major Design Issues         4.1       Logic levels, delay calculations, layout and parasitics.         4.2       Clocking methodologies, clock distribution and driving large load.         4.3       Layout consideration - importance of good floor-planning and its effect on overall chip performance.         4.4       Wiring strategies, device scaling, and power estimates; and low power design techniques. |  |  |  |  |
|  | <ul> <li>4.5 Testability: Fault models and fault simulation.</li> <li>5. <u>Electronic Design Automation</u></li> <li>5.1 Logic Synthesis and floor-planning.</li> </ul>  |  |  |  |  |

|  | 5.2 Placement and routing.   |                |                                    |   |              |   |              |  |  |  |
|--|--|----------------|------------------------------------|---|--------------|---|--------------|--|--|--|
| Teaching/Learning<br>Methodology                             | The theories and applications of various digital system design techniques will be discussed and explain in lectures. Laboratory sessions will be provided to strengthen students' understanding on the theories and hands-on design experiences on the applications. Students will also be requested to practise the implementation of a digital system in the project. Class discussion can help the students to have better understand of VLSI application among the discussions. Project can allow the students to design, implement and test a VLSI system.  |                |                                    |   |              |   |              |  |  |  |
|  | Teaching/Learning Meth   | odology        | Intended Subject Learning Outcomes |   |              |   |              |  |  |  |
|  |  |                | a                                  | b | с            | d   | e            | f  |  |  |
|  | Lectures   |                | ✓                                  | ✓ | √            | ✓   |              |  |  |  |
|  | Project  |                |                                    |   | ✓            | <b>√</b>  | √            | ✓  |  |  |
|  | Class discussion   |                |                                    | ✓ | ✓            | <ul> <li>✓</li> </ul>                             |              |  |  |  |
|  | Laboratory sessions  |                |                                    |   | $\checkmark$ | $\checkmark$                                      | $\checkmark$ | $\checkmark$   |  |  |
| Assessment Methods<br>in Alignment with<br>Intended Learning | Specific assessment methods/tasks  | %<br>weighting | 5                                  |   |              | t learning outcomes to be<br>tick as appropriate) |              |  |  |  |
| Outcomes   |  |                | а                                  | b | с            | d   | e            | f  |  |  |
|  | 1. Laboratory exercises  | 10%            | $\checkmark$                       |   | $\checkmark$ | ✓   |              | $\checkmark$   |  |  |
|  | 2. Assignments   | 20%            | ✓                                  | ✓ |              |   |              |  |  |  |
|  | 3. Project   | 30%            | ✓                                  |   | ✓            | ✓   |              | ✓  |  |  |
|  | 4. Tests   | 40%            | ✓                                  | ✓ |              | ✓   | ✓            |  |  |  |
|  | Total  | 100%           |                                    |   |              |   |              |  |  |  |
|  | <ol> <li>Laboratory Exercises: For each lab session, students will n<br/>fundamental concepts [Outcome (a)] before they can compl<br/>Because the lab sessions involve the digital design technolog<br/>the use of GenAI tools [Outcome (f)], students' ability to app<br/>should be reflected based on the performance [Outcome (d)] of</li> <li>Assignments: Students will need to do the assignments in on<br/>fundamental concepts [Outcome (a)] and the current design me<br/>(b)] of digital VLSI system.</li> <li>Projects: In the project, students will need to understand the<br/>[Outcome (a)] before they can complete the project. Because the<br/>digital design technologies [Outcome (c)] and the use of GenA<br/>students' ability to apply these technologies should be re<br/>performance [Outcome (d)] of their design.</li> <li>Tests: Students will need to answer questions about the<br/>[Outcome (a)] of various design technologies and their applic<br/>Limitations, performance [Outcome (d)] and testing proced<br/>current digital system design technologies will also be asked in</li> </ol> |                |                                    |   |              |   |              | e fundamental concepts<br>the project involves the<br>fundamental concepts<br>cations [Outcome (b)].<br>fundamental concepts<br>cations [Outcome (b)]. |  |  |
| Student Study Effort   | Class contact:   |                | 510 5100                           |   |              |   |              |  |  |  |
| Expected   | Lectures   |                |                                    |   | 26 Hrs.      |   |              |  |  |  |
|  | Laboratory exercises   |                |                                    |   | 13 Hrs.      |   |              |  |  |  |
|  | Laboratory exercises 13 His.     Other student study effort:   |                |                                    |   |              |   |              |  |  |  |
|  | Project     44 Hrs.  |                |                                    |   |              |   |              |  |  |  |
|  |  |                |                                    |   |              |   |              |  |  |  |
|  | <ul> <li>Revision and complet</li> </ul>   | uon of assign  | mients                             |   |              |   | :            | 30 Hrs.  |  |  |

|                                | Total student study effort  | 113 Hrs.   |  |  |  |
|--------------------------------|---|--|--|--|--|
| Reading List and<br>References | <ol> <li>W. Wolf, <i>Modern VLSI Design – System-on-Chip Design</i>, Prentice Hall International, 2002.</li> <li>Taraate Vaibbhav, Digital Logic Design Using Verilog : Coding and RTL Synthesis, 2nd edition, Springer, 2022.</li> </ol> |  |  |  |  |
|                                |   |  |  |  |  |
|                                | 3. Lata Tripathi, Suman, et al., Digital VLSI Design and 2022.  | ital VLSI Design and Simulation with Verilog, Wiley, |  |  |  |
|                                | 4. N. Weste, K. Eshraghian, <i>Principles of CMOS VLSI L</i> edition, Addison-Wesley, 1993.   | Design - A Systems Perspective, 2 <sup>nd</sup>      |  |  |  |

July 2023